IB Computer Science Year 1 Standard Level - September 7 2017 Lesson Notes: Difference between revisions
Mr. MacKenty (talk | contribs) |
Mr. MacKenty (talk | contribs) |
||
(5 intermediate revisions by the same user not shown) | |||
Line 13: | Line 13: | ||
* Common CPU components and their function | * Common CPU components and their function | ||
* I can outline the architecture of the central processing unit (CPU) and the functions of the arithmetic logic unit (ALU) and the control unit (CU) and the registers within the CPU | |||
* I can describe primary memory | |||
* I can explain the use of cache memory | |||
* I can explain the machine instruction cycle | |||
* I can identify the need for persistent storage | |||
We will take notes with this well organized template: [[media:Student cpu template.pptx | Click here for file]] | |||
* This is helpful: (you have to enable flash) http://www.hartismere.com/CPU-Fetch-Decode-Execute-Animation-20398 | |||
</td> | </td> | ||
Line 22: | Line 29: | ||
==[[file:homework.png]] What is our home learning? == | ==[[file:homework.png]] What is our home learning? == | ||
You should review the material we discussed today: | You should '''review''' the material we discussed today: | ||
* ALU – CU – Registers & Buses – https://www.youtube.com/watch?v=UdHK35N-Kuo&list=PLCiOXwirraUB7V2i0SJ4SSJFqRV_LtgzW&t=6s&index=1 | * ALU – CU – Registers & Buses – https://www.youtube.com/watch?v=UdHK35N-Kuo&list=PLCiOXwirraUB7V2i0SJ4SSJFqRV_LtgzW&t=6s&index=1 | ||
* Fetch-Decode-Execute – https://www.youtube.com/watch?v=OTDTdTYld2g&index=2&list=PLCiOXwirraUB7V2i0SJ4SSJFqRV_LtgzW | * Fetch-Decode-Execute – https://www.youtube.com/watch?v=OTDTdTYld2g&index=2&list=PLCiOXwirraUB7V2i0SJ4SSJFqRV_LtgzW | ||
Please review these pages on our wiki: | |||
* [[Architecture of the central processing unit (CPU)]] | |||
* [[Functions of the arithmetic logic unit (ALU)]] | |||
* [[Control unit (CU)]] | |||
* [[Registers within the CPU]] | |||
* [[Primary memory]] | |||
* [[Cache memory]] | |||
* [[The machine instruction cycle]] | |||
</td> | </td> |
Latest revision as of 13:21, 6 September 2017
|
|
|
|
|
|
|